Please use this identifier to cite or link to this item: http://theses.ncl.ac.uk/jspui/handle/10443/4872
Full metadata record
DC FieldValueLanguage
dc.contributor.authorDe Gennaro, Alessandro-
dc.date.accessioned2021-03-16T16:40:45Z-
dc.date.available2021-03-16T16:40:45Z-
dc.date.issued2019-
dc.identifier.urihttp://theses.ncl.ac.uk/jspui/handle/10443/4872-
dc.descriptionPhD Thesisen_US
dc.description.abstractThe behaviour of many systems can be partitioned into scenarios. These facilitate engineers’ understanding of the specifications, and can be composed into efficient implementations via a form of high-level synthesis. In this work, we focus on highly concurrent systems, whose scenarios are typically described using concurrency models such as partial orders, Petri nets and data-flow structures. In this thesis, we study different aspects of hardware synthesis from high-level scenario specifications. We propose new formal models to simplify the specification of concurrent systems, and algorithms for hardware synthesis and verification of the scenario-based models of such systems. We also propose solutions for mapping scenariobased systems on silicon and evaluate their efficiency. Our experiments show that the proposed approaches improve the design of concurrent systems. The new formalisms can break down complex specifications into significantly simpler scenarios automatically, and can be used to fully model the dataflow of operations of reconfigurable event-driven systems. The proposed heuristics for mapping the scenarios of a system to a digital circuit supports encoding constraints, unlike existing methods, and can cope with specifications comprising hundreds of scenarios at the cost of only 5% of area overhead compared to exact algorithms. These experiments are driven by three case studies: (1) hardware synthesis of control architectures, e.g. microprocessor control units; (2) acceleration of the ordinal pattern encoding, i.e. an algorithm for detecting repetitive patterns within data streams; (3) and acceleration of computational drug discovery, i.e. computation of shortest paths in large protein-interaction networks. Our findings are employed to design two prototypes, which have a practical value for the considered case studies. The ordinal pattern encoding accelerator is asynchronous, highly resilient to unstable voltage supply, and designed to perform a range of computations via runtime reconfiguration. The drug discovery accelerator is synchronous, and up to three orders of magnitude faster than conventional software implementations.en_US
dc.language.isoenen_US
dc.publisherNewcastle Universityen_US
dc.titleHardware synthesis from high-level scenario specificationsen_US
dc.typeThesisen_US
Appears in Collections:School of Engineering

Files in This Item:
File Description SizeFormat 
de Gennaro A 2019.pdf5.97 MBAdobe PDFView/Open
dspacelicence.pdf43.82 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.